Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
V
vhdl
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Wiki
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Build
Pipelines
Jobs
Pipeline schedules
Artifacts
Deploy
Releases
Package Registry
Model registry
Operate
Environments
Terraform modules
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
Sakshi Bhosale CESM2021
vhdl
Commits
6e108b86
Commit
6e108b86
authored
1 year ago
by
Sakshi Bhosale CESM2021
Browse files
Options
Downloads
Patches
Plain Diff
Upload New File
parent
c6e08336
No related branches found
Branches containing commit
No related tags found
No related merge requests found
Changes
1
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
DFF_Debouncing_Button.vhd
+23
-0
23 additions, 0 deletions
DFF_Debouncing_Button.vhd
with
23 additions
and
0 deletions
DFF_Debouncing_Button.vhd
0 → 100644
+
23
−
0
View file @
6e108b86
library
IEEE
;
use
IEEE
.
STD_LOGIC_1164
.
ALL
;
entity
DFF_Debouncing_Button
is
port
(
clk
:
in
std_logic
;
clock_enable
:
in
std_logic
;
D
:
in
std_logic
;
Q
:
out
std_logic
:
=
'0'
);
end
DFF_Debouncing_Button
;
architecture
Behavioral
of
DFF_Debouncing_Button
is
begin
process
(
clk
)
begin
if
(
rising_edge
(
clk
))
then
if
(
clock_enable
=
'1'
)
then
Q
<=
D
;
end
if
;
end
if
;
end
process
;
end
Behavioral
;
\ No newline at end of file
This diff is collapsed.
Click to expand it.
Preview
0%
Loading
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment